


**DALLAS**  
SEMICONDUCTOR

**DS2229**  
Word-Wide 8 Meg SRAM Stik

## FEATURES

- Organized as a high density 512K x 16 bit Stik™
- Fast access time of 85 ns
- Unlimited write cycles
- Employs popular JEDEC standard 80-position SIMM connector
- Full  $\pm 10\%$  operating range
- Read cycle time equals write cycle time
- Ultra-low standby current < 10  $\mu\text{A}$
- Suitable for battery-backed applications

## PIN ASSIGNMENT



80-pin SIP Stik

## DESCRIPTION


The DS2229 is a 8,388,608-bit low-power fully static Random Access Memory organized as a 524,888 word by 16 bits using CMOS technology. The device employs the popular JEDEC standard 80-pin SIMM connection scheme with no additional circuitry required. The device operates from a single power supply with a voltage input of 4.5 to 5.5 volts. The Chip Enable inputs ( $\overline{\text{CE}}_0$ ,  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ) are used for device selection and can be

used in order to achieve the minimum standby current mode which facilitates battery backup. The device provides a fast access time of 85 ns. The DS2229 maintains TTL levels over input voltage range 4.5V to 5.5V. The DS2229 is JEDEC pin compatible (see Figure 1) with flash EEPROM memory SIMM boards of similar density.

**PIN DESCRIPTION** Figure 1

<b>PIN #</b>	<b>PIN NAME</b>	<b>PIN #</b>	<b>PIN NAME</b>	<b>PIN #</b>	<b>PIN NAME</b>
1	GND	32	NC	63	DQ <sub>7</sub>
2	V <sub>CC</sub>	33	NC	64	DQ <sub>6</sub>
3	NC	34	NC	65	DQ <sub>5</sub>
4	<u>OE</u>	35	NC	66	DQ <sub>4</sub>
5	<u>WEH</u>	36	A <sub>16</sub>	67	DQ <sub>3</sub>
6	<u>WEL</u>	37	A <sub>15</sub>	68	DQ <sub>2</sub>
7	NC	38	A <sub>14</sub>	69	DQ <sub>1</sub>
8	CS	39	A <sub>13</sub>	70	DQ <sub>0</sub>
9	NC	40	A <sub>12</sub>	71	NC
10	NC	41	A <sub>11</sub>	72	V <sub>CC</sub>
11	NC	42	A <sub>10</sub>	73	NC
12	NC	43	A <sub>9</sub>	74	GND
13	NC	44	A <sub>8</sub>	75	NC
14	NC	45	A <sub>7</sub>	76	GND
15	NC	46	A <sub>6</sub>	77	GND
16	NC	47	A <sub>5</sub>	78	NC
17	NC	48	A <sub>4</sub>	79	NC
18	NC	49	A <sub>3</sub>	80	GND
19	NC	50	A <sub>2</sub>		
20	NC	51	A <sub>1</sub>		
21	<u>CE3</u>	52	A <sub>0</sub>	<b>PIN NAME</b>	<b>DESCRIPTION</b>
22	<u>CE2</u>	53	GND	A <sub>0</sub> – A <sub>16</sub>	Address Input
23	<u>CE1</u>	54	GND	<u>WE</u>	Write Enable Input Low
24	<u>CE0</u>	55	DQ <sub>15</sub>	<u>WEH</u>	Write Enable Input High
25	GND	56	DQ <sub>14</sub>	<u>OE</u>	Output Enable Input
26	NC	57	DQ <sub>13</sub>	NC	No Connect
27	NC	58	DQ <sub>12</sub>	<u>CE0</u> – <u>CE3</u>	Chip Enable Input
28	NC	59	DQ <sub>11</sub>	CS	Chip Select
29	NC	60	DQ <sub>10</sub>	DQ <sub>0</sub> – DQ <sub>15</sub>	Data Input/Output
30	NC	61	DQ <sub>9</sub>	V <sub>CC</sub>	+5 Volts
31	NC	62	DQ <sub>8</sub>	GND	Ground

## DS2229 STATIC RAM MODULE FUNCTION DIAGRAM Figure 2



**ABSOLUTE MAXIMUM RATINGS\***

Power Supply Voltage	-0.3V to +7.0V
Input, Input/Output Voltage	-0.3 to $V_{CC}$ +0.3V
Operating Temperature	0°C to 70°C
Storage Temperature	-55°C to +125°C

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**OPERATION MODE**

MODE	CE0 - CE3	CS	OE	WE	A0 - A16	DQ - DQ15	POWER
READ	L	H	L	H	STABLE	DATA OUT	$I_{CC0}$
WRITE	L	H	X	L	STABLE	DATA IN	$I_{CC0}$
DESELECT	L	H	H	H	X	HIGH-Z	$I_{CC0}$
STANDBY	H	X	X	X	X	HIGH-Z	$I_{CCS1}, I_{CCS2}$
STANDBY	X	L	X	X	X	HIGH-Z	$I_{CCS1}, I_{CCS2}$

**CAPACITANCE**(t<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$			64	pF	
Input/Output Capacitance	$C_{I/O}$			80	pF	

**RECOMMENDED DC OPERATING CONDITIONS**(t<sub>A</sub> = 0°C to 70°C)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	
Input High Voltage	$V_{IH}$	2.0		$V_{CC} + 0.3$	V	
Input Low Voltage	$V_{IL}$	-0.3		0.8	V	

**DC CHARACTERISTICS**(t<sub>A</sub> = 0°C to 70°C;  $V_{CC}$  = 5V ± 10%)


PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS	NOTES
Input Leakage Current	$I_{IL}$	$0V \leq V_{IN} \leq V_{CC}$		8	µA	
I/O Leakage Current	$I_{IO}$	$\overline{CE0} - \overline{CE3} = V_{IH}$ , $0V \leq V_{I/O} \leq V_{CC}$		8	µA	
Output High Current	$I_{OH}$	$V_{OH} = 2.4V$	-1.0		mA	
Output Low Current	$I_{OL}$	$V_{OL} = 0.4V$	2.1		mA	
Standby Current	$I_{CCS1}$	$\overline{CE0} - \overline{CE3} = 2.0V$ t <sub>A</sub> = 25°C		8	mA	
Standby Current	$I_{CCS2}$	$\overline{CE0} - \overline{CE3} \geq V_{CC} - 0.3V$ t <sub>A</sub> = 25°C		10	µA	
Operating Current	$I_{CC0}$	$\overline{CE0} - \overline{CE3} = 0.8V$ ; Cycle=100 ns t <sub>A</sub> = 25°C		100	mA	9

LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS(t<sub>A</sub> = 0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITION
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2.0	—	—	V	$\overline{CE0} - \overline{CE3} \geq V_{CC} - 0.2V$ , $CS \geq V_{CC} - 0.2V$ or $0V \leq CS \leq 0.2V$ $V_{IN} \geq 0V$
Data Retention Current	I <sub>CCDR</sub>	—	1	8	µA	$V_{CC} = 3.0V$ , $V_{IN} \geq 0V$ $\overline{CE0} - \overline{CE3} \geq V_{CC} - 0.2V$ , $CS \geq V_{CC} - 0.2V$ or $0V \leq CS \leq 0.2V$ $t_A = 25^\circ C$
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	See Retention Waveform
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	





LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM (1) ( $\overline{CE0} - \overline{CE3}$  Controlled) Figure 3

SEE NOTE 5

LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM (2) (CS Controlled) Figure 4

SEE NOTE 5

## PRODUCT CHARACTERISTICS


**DS2229 512K X 16 SipStik****DS2229 512K X 16 SipStik****DS2229 512K X 16 SipStik****DS2229 512K X 16 SipStik**

**AC ELECTRICAL CHARACTERISTICS READ CYCLE**(0°C to 70°C; V<sub>CC</sub> = 5V ± 10%)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	85			ns	
Access Time	t <sub>ACC</sub>			85	ns	
OĒ to Output Valid	t <sub>OE</sub>			45	ns	
CĒ0 – CĒ3 to Output Valid	t <sub>CO</sub>			85	ns	
OĒ or CĒ0 – CĒ3 to Output In Low-Z	t <sub>COE</sub>	10			ns	8
Output High-Z from Deselection	t <sub>OD</sub>	0		30	ns	8
Output Hold from Address Change	t <sub>OH</sub>	10			ns	

**AC ELECTRICAL CHARACTERISTICS WRITE CYCLE**(0°C to 70°C; V<sub>CC</sub> = 5V ± 10%)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Write Cycle Time	t <sub>WC</sub>	85			ns	
Write Pulse Width	t <sub>WP</sub>	65			ns	1
Address Setup Time	t <sub>AW</sub>	0			ns	
Write Recovery Time	t <sub>WR</sub>	10			ns	4
Output High-Z from WĒ	t <sub>ODW</sub>	0		30	ns	8
Output Active from WĒ	t <sub>OEW</sub>	5			ns	8
Data Setup Time	t <sub>DS</sub>	35			ns	3
Data Hold Time from WĒ	t <sub>DH</sub>	0			ns	3

**READ CYCLE** Figure 5

SEE NOTE 2

**WRITE CYCLE1** Figure 6


SEE NOTES 1, 3, 4, 6, 7, AND 9

**WRITE CYCLE 2** Figure 7

SEE NOTES 1, 3, 4, 6, 7, AND 9

**NOTES:**

1. A write occurs during the overlap of a low  $\overline{CE0} - \overline{CE3}$ , a high CS, and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CE0} - \overline{CE3}$  going low, CS going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CE0} - \overline{CE3}$  going high, CS going low and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $\overline{WE}$  is high for a read cycle.
3.  $t_{DS}$  ends and  $t_{DH}$  begins at the earliest transaction among  $\overline{CE0} - \overline{CE3}$  going high.
4.  $t_{WR}$  is measured from the earliest of  $\overline{CE0} - \overline{CE3}$  or  $\overline{WE}$  going high or CS going low to the end of write cycle.
5. CS controls address buffer,  $\overline{WE}$  buffer,  $\overline{CE0} - \overline{CE3}$  buffer,  $\overline{OE}$  buffer and  $D_{IN}$  buffer. If CS controls data retention mode,  $V_{IN}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $CE0 - CE3$ , I/O) can be in the high impedance state. If  $CE0 - CE3$  controls data retention mode, CS must be  $CS \geq V_{CC} - 0.2V$  or  $0V \leq CS \leq 0.2V$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.
6. If  $\overline{CE0} - \overline{CE3}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in a high impedance state.
7. If  $\overline{CE0} - \overline{CE3}$  is low and CS is high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
8. This parameter is sampled and not 100% tested.
9. Only one  $\overline{CE}$  active during any read or write cycle.

**DS2229 80-PIN SIP STIK**

PKG	80-PIN		
	DIM	MIN	MAX
A		4.645	4.655
B		4.379	4.389
C		0.729	0.739
D		0.395	0.405
E		0.245	0.255
F	0.050 BSC		
G		0.075	0.085
H		0.245	0.255
I	1.950 BSC		
J		0.120	0.130
K		2.320	2.330
L		2.445	2.455
M		0.057	0.067
N			0.130
O			0.130
P			0.054